Career Center

Serdes Validation Engineer

Location: San Jose, CA
Posted On: 06/30/2026
Requirement Code: 73890
Requirement Detail

Title: SerDes Validation Engineer Contractor

 

KEY RESPONSIBILITIES:

  • Develops characterization and silicon validation plans for high speed transceivers
  • Defines methodologies for characterization and silicon validation of high speed serial systems
  • Characterize high speed SERDES with automated flows
  • Data analysis and create characterization reports
  • Correlation of pre-silicon results with silicon measurements
  • Drives direct and cross-functional teams to expand capability, productivity and effectiveness to deliver improvements in cost, quality and manufacturability

 

PREFERRED EXPERIENCE:

  • Experience in characterizing PLL, CDR, TX/RX analog front-end

    • PLL phase noise measurement, transmitter output jitter measurement, receiver jitter tolerance measurement

  • Hands on experience in laboratory environment, using lab equipment such as sampling oscilloscope, high performance BERT, logic analyzers, spectrum analyzers, BERT scopes, function/pulse generator
  • Experience in transceiver electrical compliance testing (PCIE, IEEE 802.3, OIF-CEI)
  • Experience in using automated methodologies to maximize use of equipment
  • Experience working with FPGA and/or SOC Architectures
  • Understanding of PCB schematic and layout
  • Strong analytical, problem-solving and debugging skills
  • Experience in protocol testing (PCIE, SATA, SGMII, 100GBASE-X)
  • Skills: Verilog, Python, Perl, TCL

 

ACADEMIC CREDENTIALS:

BSEE/MSEE with 0-2 years of experience in product characterization or validation field